

Frame for Xilinx NEXYS-4 DDR



Maxim Shchetynin

[VIEW IN BROWSER](#)

updated 26. 11. 2023 | published 26. 11. 2023

Summary

Frame for Xilinx NEXYS-4 DDR evaluation board mit FPGA Xilinx XC7A100T.

[Hobby & Makers](#) > [Other Ideas](#)


Tags: [fpga](#) [xilinx](#) [evaluation](#)

Frame for Xilinx NEXYS-4 DDR evaluation board mit FPGA Xilinx XC7A100T.

Model files



nexys4.stl



nexys4.step

License

This work is licensed under a
Creative Commons (4.0 International License)



Attribution-NonCommercial

- ✗ | Sharing without ATTRIBUTION
- ✓ | Remix Culture allowed
- ✗ | Commercial Use
- ✗ | Free Cultural Works
- ✗ | Meets Open Definition